

October 1987 Revised July 1999

MM74C240 • MM74C244 Inverting • Non-Inverting Octal Buffer and Line Driver with 3-STATE Outputs

General Description

The MM74C240 and MM74C244 octal buffers and line drivers are monolithic complementary MOS (CMOS) integrated circuits with 3-STATE outputs. These outputs have been specially designed to drive highly capacitive loads such as bus-oriented systems. These devices have a fan out of 6 low power Schottky loads. A high logic level on the output disable control input G makes the outputs go into the high impedance state.

Features

- Wide supply voltage range (3V to 15V)
- High noise immunity (0.45 V_{CC} typ)
- Low power consumption
- High capacitive load drive capability
- 3-STATE outputs
- Input protection
- TTL compatibility
- 20-pin dual-in-line package
- High speed 25 ns (typ.) @ 10V, 50 pF (MM74C244)


Ordering Code:


Order Number	Package Number	Package Description		
MM74C240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body		
MM74C240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide		
MM74C244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body		
MM74C244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide		

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Connection Diagrams


Pin Assignments for DIP and SOIC





Logic Diagrams





Truth Tables

MM74C240

ODA	IA	OA
1	Х	Z
1	X	Z
0	0	1
0	1	0

ODB	IB	ОВ
1	Х	Z
1	X	Z
0	0	1
0	1	0

- 1 = HIGH 0 = LOW X = Don't Care Z = 3-STATE

MM74C244

ODA	IA	OA
1	Х	Z
1	X	Z
0	0	0
0	1	1

ODB	IB	ОВ
1	X	Z
1	X	Z
0	0	0
0	1	1

18V

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Voltage at Any Pin} & -0.3 \mbox{V to V}_{\mbox{CC}} + 0.3 \mbox{V} \\ \mbox{Operating Temperature Range} & -40 \mbox{°C to +85 \mbox{°C}} \end{array}$

Storage Temperature Range -65°C to +150°C

Power Dissipation

Dual-In-Line 700 mW Small Outline 500 mW

Operating V_{CC} Range 3V to 15V

Absolute Maximum V_{CC}
Lead Temperature
(Soldering, 10 seconds)

conds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range, unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS	1	I I			1
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		$V_{CC} = 10V$	8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		$V_{CC} = 10V$			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V$, $I_{O} = -10 \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$, $I_{O} = 10 \mu A$			0.5	V
		$V_{CC}=10V,\ I_O=10\ \mu A$			1.0	V
l _{OZ}	3-STATE Output Current	$V_{CC} = 10V$, $OD = V_{IH}$			±10	μΑ
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
I _{CC}	Supply Current	V _{CC} = 15V		0.05	300	μΑ
CMOS/LP1	ITL INTERFACE			<u> </u>		
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} - 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = -450 \mu A$	V _{CC} - 0.4			V
		$V_{CC} = 4.75V$, $I_{O} = -2.2$ mA	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = 2.2 \text{ mA}$			0.4	V
OUTPUT D	RIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)				
I _{SOURCE}	Output Source Current	$V_{CC} = 5V$, $V_{OUT} = 0V$	-14	-30		mA
	(P-Channel)	T _A = 25°C				
		$V_{CC} = 10V$, $V_{OUT} = 0V$	-36	-70		mA
		T _A = 25°C				
I _{SINK}	Output Sink Current	V _{CC} = 5V, V _{OUT} = V _{CC}	12	20		mA
	(N-Channel)	$T_A = 25^{\circ}C$				
		$V_{CC} = 10V$, $V_{OUT} = V_{CC}$	48	70		mA
		T _A = 25°C				

AC Electrical Characteristics (Note 2) $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise specified


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PD(1)} , t _{PD(0)}	Propagation Delay					
	(Data In to Out)					
	MM74C240	$V_{CC} = 5V, C_L = 50 pF$		60	90	ns
		$V_{CC} = 10V, C_L = 50 pF$		40	70	ns
		$V_{CC} = 5V, C_{L} = 150 pF$		80	110	ns
		$V_{CC} = 10V, C_L = 150 pF$		60	90	ns
	MM74C244	$V_{CC} = 5V, C_{L} = 50 \text{ pF}$		45	70	ns
		$V_{CC} = 10V, C_L = 50 pF$		25	50	ns
		$V_{CC} = 5V, C_L = 150 pF$		60	90	ns
		$V_{CC} = 10V, C_L = 150 pF$		40	70	ns
t _{1H} , t _{0H}	Propagation Delay Output	$R_L = 1k, C_L = 50 pF$				
	Disable to High Impedance	$V_{CC} = 5V$		45	80	ns
	State (from a Logic Level)	V _{CC} = 10V		35	60	ns
t _{H1} , t _{H0}	Propagation Delay Output	$R_L = 1k, C_L = 50 pF$				
	Disable to Logic Level	$V_{CC} = 5V$		50	90	ns
	(from High Impedance State)	V _{CC} = 10V		30	80 60	ns
$t_{T(HL)}, t_{T(LH)}$	Transition Time	$V_{CC} = 5V, C_L = 50 pF$		45	80	ns
		$V_{CC} = 10V, C_L = 50 pF$		30	60	ns
t _{T(HL)} , t _{T(LH)}		$V_{CC} = 5V, C_L = 150 pF$		75	140	ns
		$V_{CC} = 10V, C_L = 150 pF$		50	100	ns
C _{PD}	Power Dissipation	(Note 3)				
	Capacitance					
	(Output Enabled per Buffer)					
	MM74C240			100		pF
	MM74C244			100		pF
	(Output Disabled per Buffer)					
	MM74C240			10		pF
	MM74C244			0		pF
C _{IN}	Input Capacitance (Note 4)	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		10		pF
	(Any Input)					
Co	Output Capacitance (Note 4)	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		10		pF
-	(Output Disabled)					

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note, AN-90.


Note 4: Capacitance is guaranteed by periodic testing.


Typical Application




Typical Performance Characteristics









P-Channel Output Drive at 25°C





MM74C244




AC Test Circuits and Switching Time Waveforms









Note: Delays measured with input $t_{r},\,t_{f}\leq20$ ns.







Note: V_{OH} is defined as the DC output high voltage when the device is loaded with a 1 $\rm k\Omega$ resistor to ground.



Note: V_{OL} is defined as the DC output low voltage when the device is loaded with a 1 k Ω resistor to V_{CC} .



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com